A CF 4 plasma treatment on solid-phase-crystallized ͑SPC͒ poly-Si thin-film transistors ͑TFTs͒ has been demonstrated. Using this technique, fluorine atoms can be introduced into the poly-Si film to passivate the defects, and hence, the device performance of the SPC poly-Si TFTs can be significantly improved. The fluorinated SPC poly-Si TFTs exhibit a good subthreshold slope, low threshold voltage, and high field effect mobility. Moreover, the fluorinated SPC poly-Si TFTs also exhibit an improved hot-carrierstress immunity, which is due to the strong Si-F bonds formed in the poly-Si channel region. Polycrystalline silicon thin-film transistors ͑Poly-Si TFTs͒ have attracted much attention due to the possibility to realize the integration of switching pixels and their peripheral driver circuits on a single glass substrate of active matrix liquid crystal displays ͑AMLCDs͒.
Experimental
The schematic diagram of the fabrication process is illustrated in Fig. 1 . First, a 100-nm-thick amorphous silicon layer was deposited on a thermally oxidized Si wafer by dissociation of SiH 4 gas in a low-pressure chemical vapor deposition ͑LPCVD͒ system at 550°C. Subsequently, solid phase crystallization ͑SPC͒ was performed at 600°C for 24 h in N 2 ambient for the phase transformation from amorphous to polycrystalline silicon. Individual active regions were then patterned and defined. After standard RCA cleaning, samples were subjected to the CF 4 plasma treatment conducted in a plasmaenhanced chemical vapor deposition ͑PECVD͒ system at 350°C for 15 s, under a pressure of 200 mTorr and a power of 5 W. A 50-nmthick tetraethyl orthosilicate ͑TEOS͒ oxide was deposited to serve as the gate insulator and a 200-nm-thick poly-Si film was deposited and patterned for the gate electrode. A self-aligned phosphorous ion implantation was preformed with the dosage and energy of 5 ϫ 10 15 cm −2 and 40 keV, respectively. The dopant activation was performed at 600°C furnace annealing at N 2 ambient for 24 h, followed by a deposition of the passivation layer and a definition of contact holes. Finally, a 500-nm-thick Al electrode was deposited and patterned. The control samples were prepared without the fluorinating process. To concentrate on revealing the fluorine passivation effects of the CF 4 plasma treatment, none of the additional hydrogenation process was performed on the control samples. The electrical and reliability characteristics were performed using an HP 4156B. Figure 2 shows the transfer characteristics ͑I D − V GS ͒ for the control and fluorinated poly-Si TFTs. The measurements were performed at two different drain voltages of V DS = 0.1 and 5 V. The parameters of the devices, including the threshold voltage ͑V th ͒ and subthreshold swing ͑S.S.͒, maximum on-current ͑I on ͒ and the minimum off-current ͑I off ͒, were measured at V DS = 5 V. The threshold voltage was defined as the gate voltage required to achieve a normalized drain current of I D = ͑W/L͒ ϫ 100 nA. The extracted device parameters are listed in Table I . Accordingly, the performance of the fluorinated poly-Si TFT is significantly improved. The threshold voltage and subthreshold swing of the fluorinated poly-Si TFT were found to be 8.3 and 1.73 V/dec, which are superior to that of the control one ͑12 and 2.06 V/dec, respectively͒. It is known that V th and S.S. are strongly influenced by the deep trap states, associated with the dangling bonds, which have energy states near the middle of the silicon bandgap. Therefore, using CF 4 plasma treatment can effectively terminate the dangling bonds in the poly-Si and SiO 2 /poly-Si interface. In addition, the maximum on-current ͑I on ͒ and on/off current ratio of the fluorinated TFT are also better than that of the control TFT.
Results and Discussion
The minimum off-current ͑I off ͒ of the fluorinated device was nearly unsuppressed, which is consistent with the previous reports by Chern et al. 11 and Kim et al. 15 However, while the applied gate voltage was toward more negative ͑V GS Ͻ −2 V͒, the fluorinatedleakage current in the poly-Si TFT mainly comes from the trapassisted band-to-band tunneling near the drain edge. This observation suggests that there must be fewer trap states for the fluorinated poly-Si TFT, and thus the leakage current under a high electric field is reduced. Figure 2 also shows field effect mobility vs the gate voltage of control and fluorinated poly-Si TFTs. The field effect mobility was calculated from the value of transconductance at V DS = 0.1 V. As is seen, the maximum field effect mobility of the fluorinated poly-Si TFT is higher than that of the control TFT. The fluorinated poly-Si TFT shows approximately 28% enhancement in the maximum field effect mobility. Note that the field effect mobility is significantly affected by the tail states near the bandedge, which resulted from the strain bonds in poly-Si and SiO 2 /poly-Si interface. 4 This feature implies that the CF 4 plasma treatment cannot only terminate the dangling bonds, but also relieve the strain bonds. Based on these results, a schematic cross-sectional view of the SiO 2 /poly-Si interface is illustrated in Fig. 3 . It is suggested that strong Si-F bonds replace the dangling and strain bonds for the fluorinated poly-Si films, and thus the performance of the device is greatly improved.
The grain boundary trap state densities ͑Q T ͒ of the conventional and fluorinated poly-Si TFTs were estimated by the Levison and Proano method. 16, 17 Figure 4 exhibits the ln͓I D /͑V GS − V FB ͔͒ vs 1/͑V GS − V FB ͒ 2 curves at low V DS and high V GS . Q T was extracted from the slopes of these curves. Fluorinated poly-Si TFT exhibits a Q T of 1.32 ϫ 10 13 cm −2 , whereas the control TFT has 1.67 ϫ 10 13 cm −2 . This result implies that the CF 4 plasma treatment can passivate the grain boundary trap states in the poly-Si film. To further study the fluorine passivation effect near the interface, the effective interface trap states densities ͑N t ͒ near the SiO 2 /poly-Si interface were also calculated. From the S.S., by neglecting the depletion capacitance, N t can be expressed as 
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Journal of The Electrochemical Society, 152 ͑9͒ G703-G706 ͑2005͒ G704 Figure 5 shows the output characteristics ͑I D − V DS ͒ of the fluorinated and control poly-Si TFTs. As is seen, the driving current increases significantly for the fluorinated poly-Si TFT. This is due to the higher mobility and smaller threshold voltage of the fluorinated poly-Si TFT compared with the control TFT. The driving current increased 130, 84, and 55% at V DS = 20 V with V GS = 10, 15, and 25 V, respectively. Figure 6 shows the secondary ion mass spectroscopy ͑SIMS͒ profiles of the control and fluorinated poly-Si films. The SIMS profiles show that lots of fluorine atoms could be introduced into the poly-Si layer by using CF 4 plasma treatment, but not carbon atoms. The SIMS analysis also shows a notably high concentration of fluorine atoms piling up near the SiO 2 /poly-Si interface, instead of in the deep poly-Si layer. These piled-up fluorine atoms can provide a more effective passivation of trap states, because the quality of the SiO 2 /poly-Si interface is the main issue for carrier transport. In the off-region ͑low V GS ͒, the value of E a reflects the required energy for carriers to leak by means of trap states, whereas in the on-region ͑high V GS ͒, the value of E a reflects the carrier transport barrier caused by the trap states within the poly-Si channel. 19 Compared with the control TFT, the extracted E a of the fluorinated poly-Si TFT decreases in the on-region and increases in the off-region. That is to say, for fluorinated poly-Si TFT, fluorine atoms can passivate the trap states and hence reduce the barrier height for the carrier's transport when the device is turned on. Fewer trap states resulted in the increase of E a in the off-region and thus, trap-assisted leakage current is suppressed after the fluorinating process. Moreover, in the subthreshold region, a steeper profile can be found for the fluorinated TFT, which proves that the interface quality of the fluorinated TFT was better than that of the control TFT. 
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Additionally, the hot carrier stress was carried out to examine the reliability of the device. Figure 8 shows the variation of on-current under a hot carrier stress. The stress conditions were performed at V DS = 30 V and V GS = 30 V for 4500 s. The variation of on-current was defined as ͑I on,stressed − I on,initial ͒/I on,initial ϫ 100%, where the I on,initial and I on,stressed are the measured I on prior to and after the electrical stress. The on-current degradation can be attributed to two mechanisms: oxide trap charges and the creation of trap states in the poly-Si. They can be attributed to channel-hot-electron ͑CHE͒ and self-heating ͑SH͒ phenomenon. For CHE, electrons were injected and trapped in the gate oxide; then, the carrier flow is disturbed, reducing the ion. The SH-induced damage is due to the large Joule heat, resulting from a high drain current. 20, 21 Because TFTs are fabricated on a poor thermal-conducting substrate, devices reach a very high temperature during operation. Such high temperature enhances bonds breaking to generate trap states in the poly-Si, and thus degrades the TFT performance. As can be seen, the fluorination process can greatly alleviate the on-current degradation under a hot carrier stress. We deduce that by using CF 4 plasma treatment, due to the fluorine incorporation at the SiO 2 /poly-Si interface, the quality of the interface was greatly improved. The improved interface can result in great enhancement of gate oxide integrity. 22 Moreover, with Si-F bonds formed to replace weak bonds in the poly-Si, the bonds breaking can be eliminated. Hence, damage caused by CHE and SH was suppressed for the fluorinated sample. As a result, device reliability was greatly improved for the fluorinated poly-Si TFT.
Conclusion
We reported a novel fluorinating technique of poly-Si TFTs by employing CF 4 plasma treatment. Using this technique, significant improvements in the performance of fluorinated poly-Si TFTs have been demonstrated. A steeper subthreshold slope, smaller threshold voltage, higher carrier mobility, and better on/off current ratio can be obtained due to the reduction of trap states in the poly-Si and the SiO 2 /poly-Si interface. Moreover, the CF 4 fluorinating process also improves hot-carrier immunity. It is concluded that the CF 4 fluorination technique can provide a simple, effective, and processcompatible method to introduce fluorine atoms into poly-Si film to fabricate high-performance as well as high-reliability poly-Si TFTs.
